SERIAL NO. ATTY. DOCKET NO. FORM PTO-1449 (Modified RPS920010128US1 10/016,448 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION **DISCLOSURE STATEMENT** The Barrier of the State of the APPLICANT: Page 1 of 4 R. T. Bailis, et al. FILING DATE: Technology Conter (Use several sheets if necessary) U.S. PATENT DOCUMENTS REFERENCE DESIGNATION **FILING DATE EXAMINER DOCUMENT SUBCLASS** (IF APPRO.) **CLASS NUMBER** DATE NAME INITIALS 16 Nov. 2, 1998 230.03 Oct. 17, 2000 Cliff, et al. 265 Jan. 9, 2001 714 28 May 14, 1998 6 1 9B1 Barnett 716 17 Mar. 30, 1998 6 5 4 1B1 Jan. 23, 2001 Joly, et al. Aug. 25, 1998 326 39 5 9B1 Jan. 20, 2001 Rangasayee 6 Feb. 26, 1998 712 43 6B1 Jan. 30, 2001 Baxter 6 Oct. 27, 1997 2 714 39 6 2 7B1 Jan. 30, 2001 Hermann, et al. FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER Translation COUNTRY **CLASS SÚBCLASS** DATE YES NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

C. E. Kuhlmann et al., U.S. Pending Patent Application Serial No. 10/016346 (docket RPS920010125US1), "Field Programmable Network Processor and Method for Customizing a Network Processor"

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016772 (docket RPS920010126US1), "Method and System for Use of an Embedded Field Programmable Gate Array Interconnect for Flexible I/O Connectivity"

EXAMINER

DATE CONSIDERED

6-10-04:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP.609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

ATTY. DOCKET NO. SERIAL NO. FORM PTO-1449 (Modified RPS920010128US1 10/016,448 LIST OF PATENTS AND PUBLICATIONS FOR RECEIVED APPLICANT'S INFORMATION **DISCLOSURE STATEMENT** APR 2 5 2002 APR 15 2002 Page 2 of 4 APPLICANT: **Technology Center 2100** R. T. Bailis, et al. GROUP (Use several sheets if necessary) FILING DATE: 12/10/2001 U.S. PATENT DOCUMENTS REFERENCE DESIGNATION FILING DATE **EXAMINER DOCUMENT** SUBCLASS[®] (IF APPRO.) **NUMBER NAME** CLASS **INITIALS** DATE NH 6 6 1 4B1 Feb. 20, 2001 Schultz, et al. 326 41 Aug. 13, 1999 8B1 Mar. 27, 2001 LaBerge 716 1 Jan. 21, 1998 2 0 9 7B1 Apr. 3, 2001 Lien, et al. 41 May 25, 1999 6 2 6 326 1 nЬ 1 9B1 Apr. 17, 2001 Vashi, et al. 716 Jun.: 26; 1998 6 2 8 : 3: 1 η b 2 8 3B1 Apr. 17, 2001 Solomon, et al. 717 5 · Dec. 11, 1998 6 3 703 Apr. 24, 2001 Stewart, et al. 25 Aug. 14, 1998 FOREIGN PATENT DOCUMENTS **DOCUMENT Translation CLASS SUBCLASS** NUMBER DATE COUNTRY YES NO OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016449 (docket RPS920010127US1), "Method and DD System for Use of a Field Programmable Gate Array Function within an Application Specific Integrated Circuit (ASIC) to Enable Creation of a Debugger Client within the ASIC" R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015922 (docket RPS920010129US1), "Method and EE System for Use of a Field Programmable Interconnect within an ASIC for Configuring the ASIC" DATE CONSIDERED **EXAMINER** 6-10-04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION

DISCLOSURE STATEMENT

Page 3 of 4

(Use several sheets if necessary

ATTY. DOCKET NO.

RPS920010128US1

SERIAL NO.

10/016,448

RECEIVED

APR 2 5 2002

APPLICANT:

Technology Center 2100

R. T. Bailis, et al.

FILING DATE:

12/10/2001

GROUF 2862

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER						DATE	DATE NAME		SUBCLASS	FILING DATE (IF APPRO.)	
(b	6	2	2	3	3	1	3B1	Apr. 24, 2001	How, et al.	714	724 [;]	Dec. 5, 1997	
Cb	6	2	2	6	7	7	6B1	May 1, 2001	Panchul, et al.	716	3	Sep. 16, 1997	
<u>Cb</u>	6	2	3	0	1	ı	9B1	May 8, 2001	Mitchell	703	27	Feb. 6, 1998	
_ cb	6	2	3	7	0	2	1B1	May 22, 2001	Drummond	709	201	Sep 25, 1998	
cb	6	2	4	7	1	4	7B1	Jun. 12, 2001	Beenstra, et al.	714	39	Jun. 12, 2001 -	
Ob	6	2	4	9	1	4.	3B1	Jun. 19, 2001	Zaveri, et al.	326	40	Jan. 15, 1998	

FOREIGN PATENT DOCUMENTS

DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
					YES	NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

₩ FF	R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015920 (docket RPS920010130US1). "Method and System for Use of a Field Programmable Function within a Chip to Enable Configurable I/O Signal Timing Characteristics"
S do	R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015923 (docket RPS920010131US1), "Method and System for Use of a Field Programmable Function within a Standard Cell Chip for Repair of Logic Circuits"

EXAMINER

DATE CONSIDERED

6-10-04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

#2

SERIAL NO RECEIVED ATTY. DOCKET NO. FORM-PTO-1449 (Modified 10/016,448 RPS920010128US1 LIST OF PATENTS AND PUBLICATIONS FOR APR 2 5 2002 APPLICANT'S INFORMATION Technology Center 2100 DISCLOSURE STATEMENT APPLICANT: Page 4 of 4 R. T. Bailis, et al. GROUE FILING DATE: (Use several sheets if necessary) 12/10/2001 U.S. PATENT DOCUMENTS REFERENCE DESIGNATION FIGING DATE **EXAMINER DOCUMENT SUBCLASS** (ÍÉAPPRO.) **CLASS NAME** NUMBER DATE INITIALS Sep. 22, 1999 80 326 c 6 6 2 5 2 4 2 2B1 Jun. 26, 2001 Patel, et al. Jul. 31, 1998 710 103 05 6 7B1 Jun. 26, 2001 Kim, et al. 06 277 Dec. 17, 1997 Jul. 3, 2001 Ruziak, et al. 370 2 9 6B1 5 Mar. 3, 1999 710 100 Jul. 10, 2001 Chang ᡥ 2 0 0 8 7B1 6 6 Mar. 27, 1998 Jul. 10, 2001 716 12 2B1 Mohan, et al. 0 8 716 18 Apr. 24, 1996 5B1 Jul. 10, 2001 Sasaki, et al. 8 FOREIGN PATENT DOCUMENTS Translation DOCUMENT SUBCLASS **COUNTRY CLASS** DATE NUMBER YES NO OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) R. T. Bailis et al., U.S. Pending Patent Application Scrial No. 10/015921 (docket RPS920010132US1), "Method and HH System for Use of a Field Programmable Gate Array (FPGA) Cell for Controlling Access to On-Chip Functions of a System on a Chip (SOC) Integrated Circuit" DATE CONSIDERED **EXAMINER** 6-10-04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.